A Novel S-box Substitution Technique for AES Algorithm
نویسندگان
چکیده
منابع مشابه
Fault Detection Technique For S-Box In AES Algorithm
Security of the info transmission is one among the prime factors in communication networks.So, authentication, nonrepudiation, information integrity associated confidentiality are the necessary elements of an info security. The principle of AES encryption algorithm and the detailed description of the FPGA design and implementation are proposed. The limitation of the current AES implementation m...
متن کاملA Very Compact S-Box for AES
A key step in the Advanced Encryption Standard (AES) algorithm is the “S-box.” Many implementations of AES have been proposed, for various goals, that effect the S-box in various ways. In particular, the most compact implementations to date of Satoh et al.[1] and Mentens et al.[2] perform the 8-bit Galois field inversion of the S-box using subfields of 4 bits and of 2 bits. Our work refines thi...
متن کاملOptimization of AES Encryption Algorithm with S- Box
In any wireless communication, security is crucial during data transmission. The encryption and decryption of data is the major challenge faced in the wireless communication for security of the data. These algorithms are used to ensure the security in the transmission channels. Similarly hardware utilization and power consumption are another major things to be considered since most of the mobil...
متن کاملA Very Compact "Perfectly Masked" S-Box for AES (corrected)
Implementations of the Advanced Encryption Standard (AES), including hardware applications with limited resources (e.g., smart cards), may be vulnerable to “side-channel attacks” such as differential power analysis. One countermeasure against such attacks is adding a random mask to the data; this randomizes the statistics of the calculation at the cost of computing “mask corrections.” The singl...
متن کاملA depth-16 circuit for the AES S-box
New techniques for reducing the depth of circuits for cryptographic applications are described and applied to the AES S-box. These techniques also keep the number of gates quite small. The result, when applied to the AES S-box, is a circuit with depth 16 and only 128 gates. For the inverse, it is also depth 16 and has only 127 gates. There is a shared middle part, common to both the S-box and i...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The International Conference on Electrical Engineering
سال: 2012
ISSN: 2636-4441
DOI: 10.21608/iceeng.2012.30675